1	Acting United States Attorney			
2 3	HALLIE HOFFMAN (CABN 210020) Chief, Criminal Division			
4	LAURA VARTAIN HORN (CABN 258485) Assistant United States Attorney			
5	450 Golden Gate Avenue, Box 36055			
6	San Francisco, California 94102-3495 Telephone: (415) 436-7200			
7	Laura.Vartain@usdoj.gov			
8	NICHOLAS O. HUNTER (DCBN 1022355)			
9	STEPHEN MARZEN (NYBN 2007094)			
10	Trial Attorney, National Security Division			
11	950 Pennsylvania Ave., NW Washington, DC 20530			
12	Tel: (202) 353-3434 Fax: (202) 233-2146			
13	Nicholas.Hunter@usdoj.gov			
14	Attorneys for United States of America			
15	UNITED STATES DISTRICT COURT			
16	NORTHERN DISTRICT OF CALIFORNIA			
17	SAN FRANCISCO DIVISION			
18	LINUTED STATES OF AN CENTS	) GAGENIO 40 CD 465 NO.6C		
19	UNITED STATES OF AMERICA,	) CASE NO. 18-CR-465 MMC		
20	Plaintiff,	) UNITED STATES' BILL OF PARTICULARS )		
21	V.	Courtroom: 7, 19 <sup>th</sup> Floor Hearing Date: June 23, 2021		
22	FUJIAN JINHUA INTEGRATED CIRCUIT CO., LTD.	Hearing Time: 2:15 PM		
23	Defendant.	) )		
24				
25				
26				
27				
$\begin{bmatrix} 27 \\ 28 \end{bmatrix}$				
20	UNITED STATES' BILL OF PARTICULARS			
	18-CR-465 MMC			

The United States hereby provides the following particulars regarding Trade Secrets 1-8, as alleged in the Indictment.

- 1. The United States will prove that Trade Secrets 1-8 meet the definition of "trade secret" in 18 U.S.C. § 1839(3) of "all forms and types of financial, business, scientific, technical, economic, or engineering information . . . whether tangible or intangible, and whether or how stored compiled, or memorialized, physically, electronically, graphically, photographically, or in writing," and that (1) Micron took reasonable measures to protect Trade Secrets 1-8 and (2) each of Trade Secrets 1-8 derives independent economic value, actual or potential, from not being generally known to, and not being readily ascertainable through proper means by, another person who can obtain economic value from the disclosure or use of the information.
- 2. To further show that the information in Trade Secrets 1-8 is a type of "financial, business, scientific, technical, economic, or engineering information," the United States will prove that the information in each of Trade Secrets 1-8 is the following type of information, specifically identified in § 1839(3), as examples of "financial, business, scientific, technical, economic, or engineering information": (1) plans, (2) compilations, <sup>1</sup> (3) designs, (4) methods, (5) techniques, (6) processes, and (7) procedures.
- 3. For Trade Secrets 2-8, the United States will argue that the information in each document (considered as a whole document) specified in the Indictment as composing each of Trade Secrets 2-8 is a trade secret under 18 U.S.C. § 1839(3) for the reasons specified in paragraphs 1-2.
- 4. For Trade Secret 1, the United States will argue that the collection of information in the following documents is a trade secret under 18 U.S.C. § 1839(3) for the reasons specified in paragraphs 1-2.<sup>2</sup>

<sup>&</sup>lt;sup>1</sup> A "compilation" trade secret can include a compilation of public information or a compilation of proprietary information, including trade secrets, or a mixture of public and proprietary information.

<sup>&</sup>lt;sup>2</sup> The specification of the information composing Trade Secret 1 in this Bill of Particulars supersedes any past correspondence between the United States and defendants regarding the composition of Trade Secret 1.

1	a. Trade Secret 2;
2	b. Trade Secret 3;
3	c. Trade Secret 4;
4	d. Trade Secret 5;
5	e. Trade Secret 6;
6	f. Trade Secret 7;
7	g. Trade Secret 8;
8	h. 【DR25nmS】Design rules Periphery_EES_2012000026-013_Rev (1).xls;
9	i. ★★Elpida 25nm process flow_Modify.ppt;
10	j. ★★Elpida 25nm process flow_peri.ppt;
11	k. dram_comparison_workshop_100-110_series.pdf;
12	1. Elpida 25nm process flow.pdf;
13	m. Template_Tool Mapping_Fab11_Fab16 110sD Tool Risk (F16)-0831
14	discussion.xlsx;
15	n. Template_Tool Mapping_Fab11_Fab16 110sD Tool Risk (F16)-0908.xlsx
16	o. R1 F72 1GC Flow0411 no defect.xls;
17	p. R1 F72 1GC Flow0411 no defect_1.xls;
18	q. Rexchip 25nm Flow summary _IMP & RTP.xls;
19	r. Rexchip 25nm Flow summary 0614 CMP.xls;
20	s. Rexchip 25nm Flow summary 0614 Diff.xls;
21	t. Rexchip 25nm Flow summary 0614 Photo.xls;
22	u. Rexchip 25nm Flow summary 0614 wet.xls;
23	v. Rexchip 25nm Flow summary 0710 TF.xls; and
24	w. F32 2014,2015 flow compare-20180824.xlsx.
25	5. Trade Secret 1 comprises detailed information describing Micron's process flow for
26	creating Dynamic Random Access Memory (DRAM). The combination of process steps
27	the sequence of process steps, the combination of process recipes/parameters, the
8	combination of process tooling, and the combination of process design rules described in

- Trade Secret 1 are each trade secrets under § 1839(3) for the reasons described in paragraphs 1 and 2. The combination of that information, considered altogether, is also a trade secret under § 1839(3) for the reasons described in paragraphs 1 and 2.
- 6. Micron's process flows for DRAM can general be broken into a series of process modules, where each module consists of a sequence of steps directed primarily at a specific aspect of manufacturing DRAM. The process flow information for each such module (including steps, recipes/parameters, and tools) are each independent trade secrets under § 1839(3) for the reasons described in paragraphs 1 and 2. Generally, those modules can be described as follows (with some variations between process flows):
  - a. <u>Active Area Module</u>: Process sequence that defines the device active areas and creates insulating materials between them.
  - b. <u>Well Implant Module</u>: Process sequence where the well and channel implants for electrical devices are formed.
  - c. <u>Buried Wordline Module</u>: Process sequence where the buried wordlines are formed across the memory cell arrays.
  - d. <u>CMOS Gate-Stack Module</u>: Process sequence where the gate oxides and gate polysilicon layer is formed.
  - e. <u>Digtline Module</u>: Process sequence where the bitline contacts are formed and the bitlines and peripheral logic device gates are patterned.
  - f. <u>CMOS Transistor Module</u>: Process sequence where the junctions of the various CMOS transistors are formed.
  - g. <u>Cell and Local Interconnects Module</u>: Process sequence where the contacts for the call capacitors and the local interconnects in the peripheral regions are formed.
  - h. <u>Capacitor Module</u>: Process sequence where the capacitors of the memory cells are formed.
  - i. <u>Backend Interconnects Module</u>: Process sequence where the wiring levels to interconnect the various components of the chip together are formed.

1	iv.	Buried Wordline Module (rows 81-122);
2	v.	CMOS Gate-Stack Module (rows 123-151);
3	vi.	Digitline Module (rows 152-187);
4	vii.	CMOS Transistor Module (rows 188-246);
5	viii.	Cell and Local Interconnects Module (rows 247-334);
6	ix.	Capacitor Module (rows 335-411);
7	Х.	Backend Interconnects Module (rows 412-486);
8	xi.	Tool in Rexchip R1 fab (Micron Fab 16) (cols. D-E);
9	xii.	Recipe descriptions and parameters in Rexchip R1 fab (Micron Fab 16)
10		(cols. F-G);
11	xiii.	Tool in Elpida E300 fab (Micron Fab 15) (cols. H-I); and
12	xiv.	Recipe information for Elpida E300 fab (Micron Fab 15) (cols. J-K).
13	c. From t	he file "Rexchip 25nm Flow summary 0614 Diff.xls" ("25nm 2G3F Flow
14	含比較" tab):	
15	i.	Rexchip 25 nm process sequence for 2G3F product (rows 5 through 481);
16	ii.	Active Area Module (rows 5-38);
17	iii.	Well Implant Module (rows 39-85);
18	iv.	Buried Wordline Module (rows 86-127);
19	v.	CMOS Gate-Stack Module (rows 128-156);
20	vi.	Digitline Module (rows 157-190);
21	vii.	CMOS Transistor Module (rows 191-250);
22	viii.	Cell and Local Interconnects Module (rows 251-334);
23	ix.	Capacitor Module (rows 335-410);
24	X.	Backend Interconnects Module (rows 411-481);
25	xi.	Tools in Rexchip R1 fab (Micron Fab 16) (cols. D-E);
26	xii.	Recipe information for Rexchip R1 fab (Micron Fab 16) (col. F);
27	xiii.	Tools in Elpida E300 fab (Micron Fab 15) (cols. G-H); and
28	xiv.	Recipe information for Elpida E300 fab (Micron Fab 15) (col. I).
l		

1	d. From t	the file "Rexchip 25nm Flow summary 0614 Diff.xls" ("2G3F RAWDATA"
2	tab):	
3	i.	Combination of process steps (not sorted in sequence) for Micron 2G3F
4		product, that includes measurement and inspection steps not specified in
5		the "25nm 2G3F Flow 含比較" tab (rows 5-750).
6	e. From t	the file "F32 2014,2015 flow compare -20150824.xlsx" ("V90B" tab):
7	i.	Micron V90B (4 Gb DDR3 PC DRAM) Fab 16 process sequence dated
8		8/6/2014 (rows 5-1500, cols. C-G);
9	ii.	Micron V90B (4 Gb DDR3 PC DRAM) Fab 16 process sequence dated
10		8/24/2015 (rows 5-1500, cols. H-J);
11	iii.	Micron V90B (4 Gb DDR3 PC DRAM) Fab 15 process sequence dated
12		8/24/2015 (rows 5-1500, cols. V-AB);
13	iv.	Active Area Module (Fab 16, 8/5/2014) (cols. C-G, rows 5-127);
14	v.	Active Area Module (Fab 16 8/24/2015 ) (cols. H-J, rows 5-127);
15	vi.	Active Area Module (Fab 15) (cols. V-AB, rows 5-127);
16	vii.	Well Implant Module (Fab 16 8/5/2014) (cols. C-G, rows 128-207);
17	viii.	Well Implant Module (Fab 16 8/24/2015) (cols. H-J, rows 128-207);
18	ix.	Well Implant Module (Fab 15) (cols. V-AB, rows 128-207);
19	x.	Buried Wordline Module (Fab 16 8/5/2014 ) (cols. C-G, rows 208-345);
20	xi.	Buried Wordline Module (Fab 16 8/24/2015) (cols. H-J, rows 208-345);
21	xii.	Buried Wordline Module (Fab 15) (cols. V-AB, rows 208-345);
22	xiii.	CMOS Gate-Stack Module (Fab 16 8/5/2014) (cols. C-G, rows 346-421);
23	xiv.	CMOS Gate-Stack Module (Fab 16 8/24/2015) (cols. H-J, rows 346-421);
24	XV.	CMOS Gate-Stack Module (Fab 15) (cols. V-AB, rows 346-421);
25	xvi.	Digitline Module (cols. C-G, Fab 16 8/5/2014) (rows 422-558);
26	xvii.	Digitline Module (cols. H-J, Fab 16 8/24/2015) (rows 422-558);
27	xviii.	Digitline Module (Fab 15) (cols. V-AB, rows 422-558);
28	xix.	CMOS Transistor Module (Fab 16 8/5/2014) (cols. C-G, rows 559-723);
- 1		

1	XX.	CMOS Transistor Module (Fab 16 8/24/2015) (cols. H-J, rows 559-703);
2	xxi.	CMOS Transistor Module (Fab 15) (cols. V-AB, rows 559-723);
3	xxii.	Cell and Local Interconnects Module (Fab 16 8/5/2014) (cols. C-G, rows
4		724-1030);
5	xxiii.	Cell and Local Interconnects Module (Fab 16 8/24/2015) (cols. H-J, rows
6		704-908);
7	xxiv.	Cell and Local Interconnects Module (Fab 15) (cols. V-AB, rows 724-
8		1030);
9	XXV.	Capacitor Module (Fab 16 8/5/2014) (cols. C-G, rows 1031-1272);
10	xxvi.	Capacitor Module (Fab 16 8/24/2015) (cols. H-J, rows 909-1092);
11	xxvii.	Capacitor Module (Fab 15) (cols. V-AB, rows 1031-1272);
12	xxviii.	Backend Interconnects Module (Fab 16 8/5/2014) (cols. C-G, rows 1273-
13		1498);
14	xxix.	Backend Interconnects Module (Fab 16 8/24/2015) (cols. H-J, rows 1093-
15		1267);
16	XXX.	Backend Interconnects Module (Fab 15) (cols. V-AB, rows 1273-1498);
17	xxxi.	Queue-time information for time-sensitive steps (cols. Q-R); and
18	xxxii.	Process flow recipe information (col. AA).
19	f. From t	the file "F32 2014,2015 flow compare -20150824.xlxs" ("2E0F" tab)
20	i.	Micron 2E0F product process sequence for Micron Fab 16 (formerly
21		Rexchip R1 fab) (cols. A-O, rows 5-1224);
22	ii.	Micron 2EOF product process sequence for Micron Fab 15 (formerly
23		Elpida E300 fab) (cols. R-X, rows 5-1238);
24	iii.	Active Area Module (Fab 16) (cols. A-O, rows 5-118);
25	iv.	Active Area Module (Fab 15) (cols. R-X, rows 5-122);
26	v.	Well Implant Module (Fab 16) (cols. A-O, rows 119-205);
27	vi.	Well Implant Module (Fab 15) (cols. R-X, rows 123-202);
28	vii.	Buried Wordline Module (Fab 16) (cols. A-O, rows 206-312);

1	viii. Buried Wordline Module (Fab 15) (cols. R-X, rows 203-330);	
2	ix. CMOS Gate Stack Module (Fab 16) (cols. A-O, rows 313-380);	
3	x. CMOS Gate Stack Module (Fab 15) (cols. R-X, rows 331-404);	
4	xi. Digitline Module (Fab 16) (cols. A-O, rows 381-483);	
5	xii. Digitline Module (Fab 15) (cols. R-X, rows 405-525);	
6	xiii. CMOS Transistor Module (Fab 16) (cols. A-O, rows 484-637);	
7	xiv. CMOS Transistor Module (Fab 15) (cols. R-X, rows 526-666);	
8	xv. Cell and Local Interconnects Module (Fab 16) (cols. A-O, rows 638-860);	
9	xvi. Cell and Local Interconnects Module (Fab 15) (cols. R-X, rows 667-883);	
10	xvii. Capacitor Module (Fab 16) (cols. A-O, rows 861-1059);	
11	xviii. Capacitor Module (Fab 15) (cols. R-X, rows 884-1064);	
12	xix. Backend Interconnects Module (Fab 16) (cols. A-O, rows 1060-1224); and	
13	xx. Backend Interconnects Module (Fab 15) (cols. R-X, rows 1065-1236).	
14	8. Trade Secret 2 comprises a detailed description of Micron's 90 Series (25 nm) process	
15	technology exemplified by the V90B DRAM product. The combination of process steps,	
16	the sequence of process steps, and the combination of process recipes/parameters,	
17	described in Trade Secret 2 are each trade secrets under § 1839(3) for the reasons	
18	described in paragraphs 1 and 2. The combination of that information, considered	
19	altogether, is also a trade secret under § 1839(3) for the reasons described in paragraphs 1	
20	and 2. Additionally, at least the following subparts of the process-flow information in	
21	Trade Secret 1 are independently trade secrets under § 1839(3) for the reasons described in	
22	paragraphs 1 and 2:	
23	a. Lithographic process technology, describing light source and dry versus wet, used	
24	for each patterning level in the 25 nm (4G3D) process flow (p. 17);	
25	b. Hard mask stacks used for various patterning levels for the V90B flow (p.19);	
26	c. Module-by-module list of masking levels used in the Micron 90-series technology	
27	p.20);	
28	d. Active Area Module (pp. 22-38);	
	ADJUTED OF ATECADIA OF DADTICAL ADD	

- e. Well Implant Module (pp. 38-49);
- f. Buried Wordline Module (pp. 50-67);
- g. CMOS Gate-Stack Module (pp. 68-75);
- h. Digitline Module (pp. 76-99);
- i. CMOS Transistor Module (pp. 100-122);
- j. Cell and Local Interconnects Module (pp. 123-173);
- k. Capacitor Module (pp. 174-212); and
- 1. Backend Interconnects Module (rows pp. 213-232).
- 9. Trade Secret 3 comprises a detailed description of ion-implant conditions used to form electrical devices in Micron's 25 nm DRAM process flow. The combination of all the information in Trade Secret 3 is a trade secret under § 1839(3) for the reasons described in paragraphs 1 and 2. Additionally, at least the following subparts of the information in Trade Secret 3 are independently trade secrets under § 1839(3) for the reasons described in paragraphs 1 and 2:
  - a. Ion implant mask table for transistors and the antifuse used in the Micron 25 nmS Mobile Technology ("08-2 II table1(6ch Ver)" tab, cols. A-AD / rows 1-36);
  - b. Ion implant mask table for the resistors, diodes, and well contacts used in the Micron 25 nmS Mobile Technology ("09-2\_II table1(6ch Ver)" tab, cols. A-AD / rows 1-36);
  - c. Ion implant mask table for all electrical devices used in the Micron 25 nmS DDR3,
     DDR4 technology Mobile Technology ("P.3 07 II table" tab, cols. A-AP / rows 1-48);
  - d. List all of the ion implants for 5 different Micron 25 nm products ("Final" tab, cols. A-AO / rows 1-61);
  - e. List of the species, dose, energy, and simulated average depth of all the ion-implant steps for the Micron PC V90B product ("Final" tab, cols. D-F);
  - f. List of the species, dose, and energy of all the ion implant steps for the Micron PC 2E0R product ("Final" tab, cols. H-J);

- g. List of the species, does, energy, and simulated average depth of all the ion implant steps for the Micron Mobile 2E0F Product ("Final" tab, cols. K-N);
- h. List of the species, dose, and energy of all the ion implant steps for the Micron Mobile V91M product ("Final" tab, cols. O-Q); and
- i. List of the species, dose, and energy of all the ion implant steps for the Micron Mobile V9AM product ("Final" tab, cols. R-T);
- 10. Trade Secret 4 comprises detailed tables of ion-implant parameters used to form electrical devices in Micron's 25 nm DRAM process flows that meet specific, designed-to electrical characteristics for a number of Micron 25 nm products. The combination of all the information in Trade Secret 4 is a trade secret under § 1839(3) for the reasons described in paragraphs 1 and 2. Additionally, at least the following subparts of the information in Trade Secret 4 are independently trade secrets under § 1839(3) for the reasons described in paragraphs 1 and 2:
  - a. Table of ion implant parameters for the Rexchip 25 nm 4G3D (Micron V90B)
     product ("IMP table-V90B" tab cols. A-O / rows 1-63);
  - b. Table of ion implant parameters for the Rexchip 25 nm 2E0F product ("IMP table-2E0F" tab cols. A-O / rows 1-63);
  - c. Table of ion implant parameters for the Rexchip 25 nm Z91B product ("IMP table-Z91B" tab cols. A-O / rows 1-63);
  - d. Table of ion implant parameters for the Rexchip 25 nm Z90B product ("IMP table-Z90B" tab cols. A-O / rows 1-63);
  - e. Table of ion implant parameters for the Rexchip 25 nm 2E0R product ("IMP table-2E0R" tab cols. A-O / rows 1-63);
  - f. Table of ion implant parameters for the Rexchip 25 nm V91M product ("IMP table-V91M" tab cols. A-O / rows 1-63);
  - g. Table of ion implant parameters for the Rexchip 25 nm V9AM product ("IMP table-V9AM" tab cols. A-O / rows 1-63); and

- h. Table of ion implant parameters for the Rexchip 25 nm V99B product ("IMP table-V99B" tab cols. A-O / rows 1-63).
- 11. Trade Secret 5 comprises a detailed list of Micron's "design rules" for its 25 nm DRAM product. The combination of all the information in Trade Secret 5 is a trade secret under § 1839(3) for the reasons described in paragraphs 1 and 2. Additionally, at least the following subparts of the information in Trade Secret 5 are independently trade secrets under § 1839(3) for the reasons described in paragraphs 1 and 2:
  - a. Active area design rules (Tabs beginning "03"-"07," Tables containing numerical values for "F32-6F MC," "F32-6F Array," and "F32-6F Peri");
  - b. Gate design rules (Tabs beginning "08"-"16," Tables containing numerical values for "F32-6F MC," "F32-6F Array," and "F32-6F Peri");
  - c. WLIC (M0) design rules (Tabs beginning "17"-"19," Tables containing numerical values for "F32-6F MC," "F32-6F Array," and "F32-6F Peri");
  - d. Cell plate design rules (Tab beginning "20," Tables containing numerical values for "F32-6F MC," "F32-6F Array," and "F32-6F Peri");
  - e. Periphery Contact design rules (Tabs beginning "21"-"29," Tables containing numerical values for "F32-6F MC," "F32-6F Array," and "F32-6F Peri");
  - f. 1st Through Hole design rules (Tabs beginning "30"-"32," Tables containing numerical values for "F32-6F MC," "F32-6F Array," and "F32-6F Peri");
  - g. Ion Implantation design rules (Tabs beginning "33"-"38", Tables containing numerical values for "F32-6F MC," "F32-6F Array," and "F32-6F Peri");
  - h. Multi Oxide design rules (Tab beginning "39," Tables containing numerical values for "F32-6F MC," "F32-6F Array," and "F32-6F Peri");
  - i. Mark formation design rules (Tab beginning "40," Tables containing numerical values for "F32-6F MC," "F32-6F Array," and "F32-6F Peri");
  - j. Plate reverse area design rules (Tab beginning "41," Tables containing numerical values for "F32-6F MC," "F32-6F Array," and "F32-6F Peri");

- k. Block mask design rules (Tabs beginning "42"-"44," Tables containing numerical values for "F32-6F MC," "F32-6F Array," and "F32-6F Peri");
- 1. PN isolation design rules (Tabs beginning "45"-"50," Tables containing numerical values for "F32-6F MC," "F32-6F Array," and "F32-6F Peri");
- m. Resistor design rules (Tab beginning "51," Tables containing numerical values for "F32-6F MC," "F32-6F Array," and "F32-6F Peri");
- n. Decoupling capacitance design rules (Tabs beginning "52"-"55," Tables containing numerical values for "F32-6F MC," "F32-6F Array," and "F32-6F Peri");
- o. The definition of final mWL area design rules (Tab beginning "56," Tables containing numerical values for "F32-6F MC," "F32-6F Array," and "F32-6F Peri");
- p. Polyimide design rules (Tab beginning "57," Tables containing numerical values for "F32-6F MC," "F32-6F Array," and "F32-6F Peri");
- q. Antenna design rules (Tabs beginning "58," Tables containing numerical values for "F32-6F MC," "F32-6F Array," and "F32-6F Peri");
- r. CMP Dummy design rules (Tabs beginning "59," Tables containing numerical values for "F32-6F MC," "F32-6F Array," and "F32-6F Peri"); and
- s. The guideline for image field size of reticle rules (Tabs beginning "60," Tables containing numerical values for "F32-6F MC," "F32-6F Array," and "F32-6F Peri").
- 12. Trade Secret 6 comprises a detailed description of Micron's 100 Series (20 nm) process technology exemplified by the V00H DRAM product. The combination of process steps, the sequence of process steps, and the combination of process recipes/parameters, described in Trade Secret 6 are each trade secrets under § 1839(3) for the reasons described in paragraphs 1 and 2. The combination of that information, considered altogether, is also a trade secret under § 1839(3) for the reasons described in paragraphs 1 and 2. Additionally, at least the following subparts of the process-flow information in

- h. CMOS Transistor Module (pp. 179-222);
- i. Cell and Local Interconnects Module (rows pp. 223-261);
- j. Capacitor Module (rows pp. 262-313); and
- k. Backend Interconnects Module (rows pp. 314-359).
- 14. Trade Secret 8 comprises a detailed description of Micron's 110 Series (1x nm) process technology exemplified by the Z11A DRAM product dated November 14, 2014. The combination of process steps, the sequence of process steps, and the combination of process recipes/parameters, described in Trade Secret 8 are each trade secrets under § 1839(3) for the reasons described in paragraphs 1 and 2. The combination of that information, considered altogether, is also a trade secret under § 1839(3) for the reasons described in paragraphs 1 and 2. Additionally, at least the following subparts of the process-flow information in Trade Secret 8 are independently trade secrets under § 1839(3) for the reasons described in paragraphs 1 and 2:
  - a. Module-by-module list of masking levels used in Micron's 110 Series technology(p. 18);
  - b. Active Area Module (pp. 23-37);
  - c. Well Implant Module (pp. 38-48);
  - d. Buried Wordline Module (pp. 49-61);
  - e. CMOS Gate-Stack Module (pp. 62-78);
  - f. Digitline Module (w/ cell contacts) (pp. 79-114);
  - g. CMOS Transistor Module (pp. 115-153);
  - h. Local Interconnects Module (w/ redistribution layer) (rows pp. 154-180);
  - i. Capacitor Module (rows pp. 181-225); and
  - j. Backend Interconnects Module (rows pp. 226-259).
- 15. The United States intends to rely on evidence at trial that the entirety of information included in Trade Secrets 1-8 meets the definition of "trade secret" in 18 U.S.C.§ 1839(3). When a combination of information includes a subset of information that is a trade secret, however, the combination of information is necessarily a trade secret.

16. With respect to Count 7, the United States will prove that Jinhua is liable based on any one of the following, which the United States will prove at trial: (1) receipt, purchase, or possession of an indicted trade secret by an employee, agent, director, or officer of Jinhua in connection with his or her duties and with the intent to benefit Jinhua; (2) aiding and abetting the receipt, purchase, or possession of another of an indicted trade secret by any such employee, agent, director, or officer of Jinhua; or (3) receipt, purchase, or possession of an indicted trade secret by a co-conspirator.

Dated: July 12, 2021

Respectfully Submitted,

STEPHANIE M. HINDS Acting United States Attorney

\_/s/ Nicholas O. Hunter
NICHOLAS O. HUNTER
STEVEN MARZEN
Trial Attorneys, National Security Division

LAURA VARTAIN HORN Assistant United States Attorneys